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Ultra-large-scale integrated (ULSI) circuits have benefited from successive refinements in device
architecture for enormous improvements in speed, power efficiency and areal density. In large-area
electronics (LAE), however, the basic building-block, the thin-film field-effect transistor (TFT) has largely
remained static. Now, a device concept with fundamentally different operation, the source-gated transistor
(SGT) opens the possibility of unprecedented functionality in future low-cost LAE.With its simple structure
and operational characteristics of low saturation voltage, stability under electrical stress and large intrinsic
gain, the SGT is ideally suited for LAE analog applications. Here, we show using measurements on
polysilicon devices that these characteristics lead to substantial improvements in gain, noise margin,
power-delay product and overall circuit robustness in digital SGT-based designs. These findings have
far-reaching consequences, as LAE will form the technological basis for a variety of future developments in
the biomedical, civil engineering, remote sensing, artificial skin areas, as well as wearable and ubiquitous
computing, or lightweight applications for space exploration.
F
lexible, large-area electronic (LAE) circuits are particularly attractive due to their potentially simple, low-
cost of manufacturing and high throughput. Research has concentrated on improving material properties
and refining device design, in order to improve power efficiency1, speed of operation2–5 and stability of
performance during and after electrical5,6 and mechanical7,8 stress. New forms of air-stable semiconductor
materials, which allow low-temperature deposition from solution3,4,9–12, have been invented. Concurrently, con-
ventional large-area technologies are being adapted to permit processing on plastic substrates with minimal
performance loss2,13. Despite these continuing improvements, the architecture of the fundamental building-block
used for LAE, the thin-film field-effect transistor (TFT, FET) has seen little development in comparison to the
changes observed in nanoscale devices for ultra-large-scale integrated circuits (ULSI)14–17. Furthermore, many
applications do not require particularly fast circuits, but current uniformity, stability and tolerance to geometric
variations which are more likely to occur in low-cost large-area technologies such as printing.
The source-gated transistor (SGT)18–21, a device suitable for LAE, allows improved energy efficiency22, bias
stress stability23, tolerance to process variations24 and gain22,25,26 to be achieved in analog circuits with minimal
changes to standard fabrication processes. This device concept is now being studied in a multitude of material
systems25,27–35 after first being identified as having different operation to conventional, and indeed Schottky-
barrier, field-effect transistors by Shannon and Gerstner19. In reality, as SGT structure is very similar to a
conventional FET and in many technologies it is easier to obtain a SGT than a FET, SGTs have been observed36
without explanation37 much earlier.
Three major aspects determine transistor operation as a SGT (Fig. 1a): the source electrode purposely com-
prises a potential barrier; the gate overlaps the source; and drain bias is able to deplete the semiconductor fully at
the source edge19,20. Apart from accumulating charge at the semiconductor/insulator interface, the gate electric
field also modulates the effective barrier height at the source by penetrating to the source contact in the depleted
region. Current is controlled by the reverse biased source barrier (in Mode 1 through modulation of the barrier
height at the edge of the source electrode closest to the drain – I1 in Fig 1a, and inMode 2 by the restrictive action
of the JFET-like depletion region which forms under the edge of the source – I2); the conductive (‘‘parasitic’’) FET
channel between source and drain plays no role as long as it is more conductive than the barrier. Electrical
behaviour differs from standard FETs, with the current inevitably lower for a fixed geometry, but with important
OPEN
SUBJECT AREAS:
ELECTRICAL AND
ELECTRONIC
ENGINEERING
ELECTRONIC AND SPINTRONIC
DEVICES
Received
18 November 2013
Accepted
17 February 2014
Published
6 March 2014
Correspondence and
requests for materials
should be addressed to
R.A.S. (r.a.sporea@
surrey.ac.uk)
SCIENTIFIC REPORTS | 4 : 4295 | DOI: 10.1038/srep04295 1
advantages19–22,25–27. Output characteristics show very early satura-
tion and can be extremely flat (Fig. 2b), improving gain and power
efficiency in analog circuits22,26.
The source-controlled nature of the current affords important
application benefits: transistors are more stable during electrical
stress and the impact of process variability is minimized (registra-
tion24, layer thickness38, electrode gaps35). For large-area, low-cost
electronics, such as robust current drivers or remote sensor ampli-
fiers, these are essential features which by using SGTs come without
the need for high-end, expensive specialist fabrication processes.
Moreover, the SGT concept can be applied to virtually any semi-
conductor system and can be used in parallel with conventional
FET-type devices in the same circuit without the need of complex
process alterations.
Here, we demonstrate the suitability of SGTs for low-cost digital
circuits, substantially increasing noise resilience and improving
energy efficiency. Operation in noisy environments, with low signals,
limited energy and variable supply voltage levels can be greatly
improved.We envisage that applications such as remote sensors with
local data processing, fabricated in low-cost technologies would
benefit from this technology. Biological sensors handling weak but
slow-changing signals, embedded sensors for civil engineering pro-
jects, and product identification tags with rudimentary built-in data
processing, all made in low-cost, high-throughput fabrication pro-
cesses, are examples of such implementations.
Results
Polysilicon source-gated transistors have been fabricated and mea-
sured as discussed in the Methods section. Figure 1a shows a typical
device cross-section. These SGTs comprise a potential barrier at the
source, and an ohmic drain. Measured output characteristics are
illustrated in Figure 1b. The structure behaves as typical source-gated
transistors, with very low saturation voltage VSAT ; VSAT119,20, very
flat output characteristics (low small signal output conductance) over
a wide range of drain voltage, and an almost complete absence of the
kink effect39–43. The output conductance (gd) can be further improved
by operating the device in the ‘‘Mode II’’18,38 (in which the current is
controlled primarily by the pinch-off region at the source rather than
gate-field-induced barrier lowering) or by introducing a field-plate in
the structure of the source electrode. For this study we have chosen
the latter, as it is intrinsic to the technology. Figure 1c shows the effect
of the field plate. The edge of the source is screened from the barrier-
lowering effect of the drain field22,26 and field plate effectiveness
increases if close to the active layer surface. The biggest benefit occurs
for VD between VSAT1 (source pinch-off according to Shannon and
Gerstner’s dielectric model)20 and VSAT25 VG2 Vth (conventional
drain pinch-off). In Figure 1d, measured transfer characteristics are
compared to that of an identically-sized FET. (By swapping the
source and drain terminal, the same structure can be operated as a
FET with an ohmic source and a forward-biased Schottky barrier at
the drain). The SGT has lower current above threshold, as the source
Figure 1 | Source-gated transistor operation. (a) Cross-section of the fabricated polysilicon source-gated transistor, showing device structure, design
parameters, current paths and depletion envelope at the source under small drain bias; (b) Measured output characteristics of a poly-Si SGT, showing
very low dVSAT/dVG and flat saturated curves. d 5 6 mm, S 5 4 mm, W 5 50 mm; (c) Simulation based on the fabricated polysilicon devices. The
effectiveness of the field plate increases as it is brought closer to the semiconductor and the curve becomesmuch flatter betweenVSAT1 andVSAT2, allowing
high gain to be available from very low drain voltage; (d)Measured transfer characteristics for a FET and SGT of the same geometry as (b) in polysilicon at
VD 5 5 V. The SGT curve can be tuned by barrier engineering; (e) SGT modeling agrees well with experiment.
www.nature.com/scientificreports
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rather than the channel controls the current, with the magnitude of
the current tuned through barrier engineering (e.g. implants in the
source region and by choice of contact metal work function). A lower
source barrier will yield higher current and larger transconductance
(gm). Much like with conventional devices, the threshold can be
altered by choice of gate work function and by bulk doping.
A figure of merit for transistors is their intrinsic gain AV5 gm/gd,
where transconductance gm5 dId/dVg and output conductance gd5
Figure 2 | Source gated transistors as building-blocks for inverters. (a) Schematic showing circuit setup and node names; d.c. simulations were
performed on the circuit in the dotted area; the whole circuit was used for transient; (b) Complementary inverter transfer plot (sketch). For best noise
immunity and robustness, |Avmax | , VOH and VIL should be increased and VOL and VIH, reduced; (c) SGT inverter with resistive load showing agreement
between simulation and experiment; (d) Simulated transfer characteristics of n- and p-type SGTs with different source barrier heights. The curves are
identified by the chosen source metal work function, which directly relates to the effective height of the source barrier. For very low barriers, both the n-
and the p-type devices behave as FETs and the source barrier does not play a role. Source metals can be chosen such that the on-current of both n- and p-
type devices which form an inverter is roughly similar. This ensures that the tripping voltage is in themiddle of the supply rangewhen n- and p-type devices
are of the same width. (e) Simulated transfer curves for FET and SGT complementary inverters in polysilicon. Owing to low saturation voltage and flat
saturated characteristics, the SGT circuit responds closer to ideal than the FET version, particularly as the FET curves are suffering from kink effect at
supply voltages as low asVDD5 5 V; (f) Comparison between FET and SGT inverters at lower supply voltages,VDD5 1 V and 2 V; (g) magnified overlay
of the transfer characteristics of FET, SGT and mixed pFET/nSGT CMOS inverters at VDD5 2 V – for the mixed circuit, WSGT5 10 mm and WFET 5
1 mm to account for the lower current obtained from the source-barrier limited SGT.
www.nature.com/scientificreports
SCIENTIFIC REPORTS | 4 : 4295 | DOI: 10.1038/srep04295 3
dId/dVd. Owing especially to the very flat output characteristics
(extremely low gd), in devices with field plates we have routinely
measured gain values exceeding AV 5 105 26, several orders higher
than in standard FETs. These gain characteristics coupled with low-
voltage saturation are of benefit not only to analog applications such
as amplifiers, current drivers and active loads but also when design-
ing logic gates. Figure 1e illustrates the agreement between the mea-
sured device and numerical model, which serves as a component for
the inverter simulation.
Simple CMOS inverters comprising SGTs have been created using
the mixed-mode (physical and circuit co-simulation) capabilities of
SilvacoAtlas. For d.c. simulations, a single inverter was used, whereas
for transient analysis the inverter studied was loaded with an ident-
ical circuit to approximate real-world operation (Figure 2a).
Discussion
Inverters are basic logic gates used extensively in digital circuits.
Complementary inverters (using n- and p-type devices) have long
been the standard forULSI logic due to their negligible power draw in
steady state, abrupt switching and relatively compact layout size.
Emerging processes are beginning to include complementary logic
gates, but difficulties related to relative carrier mobility and addi-
tional processing steps mean these technologies are still in early
development.
For our proof-of-concept simulations we used a classic two-tran-
sistor complementary design (Fig. 2a) with source-gated transistors
in polysilicon. Polysilicon technology is mature yet still developing.
Its major drawback is the kink effect42,43, but as we have shown, SGTs
are particularly good at eliminating this undesirable characteristic
even in the absence of drain-side field relief. Figure 2b shows the d.c.
input-output (transfer) characteristic of such an inverter, alongside
its figures or merit at d.c. or low-speed switching operation.
The polysilicon devices used in this study have been designed to
operate as n-type. Supplementary Figure S1 shows the transfer char-
acteristics of the same devices operated as both n-type and p-type. The
associated output characteristics are illustrated in Supplementary
Figure S2. As a result of the poor output characteristics and high
negative turn-off voltage when working as p-type, these devices are
unsuitable for fabricating the high-performance CMOS inverters dis-
cussed in this section (a longer channel marginally improves the
characteristics for p-type operation as described in Supplementary
Figures S3 and S4). Nevertheless, these results show that it is possible
to realise p-type SGTs and performance should improve considerably
if their architecture is optimised for the purpose.
Using Silvaco ATLAS we have modeled poly-Si SGTs with
Schottky source barrier. We fitted our model to measured devices
(Fig. 2c) and then tuned them to obtain small threshold voltages. We
chose d5 4 mm as our source-drain gap, which is a typical value for
polysilicon FET technology, in order to show the gain performance
of SGT inverters compared to conventional FET-based designs. Even
at this channel length conventional FETs generally would manifest
short channel effects and, consequently, poor saturation character-
istics, exacerbated by the kink effect. The simulated devices had field
plates 1 mm long separated from the semiconductor by 20 nm of
SiO2. This metallic overhang around the contact, which extends into
the channel region of the transistor is a design rule in most litho-
graphical processes, and as such, does not lead to increased fabrica-
tion complexity. By using this overhang as a field relief structure, we
improve the saturation characteristics of the SGT22. From Figure 2d
we can see that the source barrier of n- and p-type devices can be
tuned by choice of source metal. Moreover, combinations of source
metals for n- and p-type devices can be chosen in order to achieve
similar on-currents for both devices, leading to the possibility of
using the same width for both devices in the CMOS inverters.
Here we have used WN 5WP 5 1 mm. Naturally, this will come at
the expense of reduced current in the n-type device, as p-type SGTs
will inherently be limited in the maximum current they can achieve
by the ‘‘FET envelope’’: as the source barrier decreases, the SGT (n- or
p-type) transitions to operation as a conventional FET, since the
barrier eventually becomes more conductive than the channel for a
given gate bias condition, and irrelevant for our purposes. The figure
shows that for low barriers, changing the work function of the metal
does not change the device characteristic (i.e. the source barrier does
not contribute to current modulation) and the devices behave like
FETs. The p-type FET has a lower on-current than the n-type device.
This limits the amount of current that the p-type SGT can achieve
and also imposes a similar limit on the n-type SGT current if an equal
device width is desired when CMOS inverters are made with these
devices. FET devices of identical geometry were also modeled for
reference.
In Fig. 2e, we compare SGT and FET designs at a typical supply
voltage VDD5 5 V. The improved gain and noise margin of the SGT
circuit can be immediately noted visually. The improved gain is due to
the low output conductance (gd) in saturation, helped by the field relief
structure of the source-gated transistor. In turn, the larger noise mar-
gin, given by the squarer shape of the inverter transfer characteristic, is
a consequence of the low saturation voltage characteristic of SGTs.
Lower voltage d.c. operation is compared in Fig. 2f. Here the FET is
noticeably better but still inferior to the SGT. As supply voltage is
reduced to 0.5 V, the characteristics become comparable. This is
expected, since at very low gate bias the SGT is in fact operating in
FET mode (the semiconducting channel is less conductive than the
source barrier and controls the current), thus losing the electrical
behaviour derived from operation in a source-limited fashion.
Figure 3 | SGT inverter performance: gain and noise margin. (a) Inverter
gain is substantially higher in the SGT inverter. At low VDD, this advantage
diminishes slightly as the transistors operate in a regime which is less
controlled by the barrier and more FET-like (Fig. 1d); (b) D. C. noise
margin (as defined in Fig. 2b) for SGT and FET inverters at different supply
voltages. At highVDD the FET suffers from kink effect. At lowVDD, the SGT
operates in a region of its transfer characteristic which is less controlled by
the source barrier and thus more FET-like.
www.nature.com/scientificreports
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Figure 2g shows a magnified overlay of the inverter transfer char-
acteristics around the tripping point (VOUT5 1 V for VDD5 2 V).
The inverter performance in curves of Figures 2e and 2f is analyzed
in Figure 3a, where the gain of the SGT inverter is shown to be almost
400 times higher. The gain curves show a lower spread in the case of
the SGT circuit, indicative of a narrower switching region, which
should be beneficial to transient operation. Figure 3b shows a large
improvement in noise margin (as defined in the inset) at VDD5 5 V,
where the FET begins to suffer from kink effect. As we decrease VDD,
the advantage of the SGT reduces as it behaves more like a FET. The
large improvement in noise margin and the large noise margin as a
proportion of supply voltage are essential for minimizing errors due
to power supply glitches, electromagnetically coupled electrical noise
and extreme operating conditions, such as large fan-out loads.
Coupled with the low-cost, almost standard fabrication process, this
display of circuit robustness recommends the SGT-based designs as
reliable, cost-effective implementations for applications such as
remote sensing and data processing.
Figure 4a compares current drawn by FET and SGT inverters
during their d.c. switching cycles. The source-contact controlled
current in the SGT is significantly lower, even for a comparatively
low source barrier height. As a consequence, the SGT circuit will
operate at lower speed. However, its more abrupt transition between
logic states means that less time is spent in the high-current, trans-
ition region. In Fig. 4b we show the transient current drawn during
switching with a square wave as input. The SGT inverter is indeed
much slower, but since its output transition has much higher gain
(Fig. 3a), switching power is lower, as is the power-delay product.
Transient node voltages for the SGT circuit in Fig. 2a are given in
Fig. 4c, showing adequate speed for a wide variety of large-area
applications where circuit robustness, noise immunity and reliable
fabrication in a low-cost process are more critical than speed of
operation.
In the light of the above, digital SGT circuits show promise for
large-area electronics in which robustness and noise immunity are
critical as a consequence of the nature of their operating envir-
onment. Designs which incorporate SGTs may also address chal-
lenges relating to non-uniformity during patterning and physical
distance between circuit segments in a large-area circuit.
We note that good d.c. inverter characteristics are observed when
saturation voltage and output impedance are low. Interestingly, this
happens in n-type organic FETs which use silicon dioxide as an
insulator. The behavior, quite separate from that of the SGT, was
first described by Siringhaus44 and is based on a fundamentally dif-
ferent saturation mechanism than that of the SGT: semiconductor-
insulator interface trapping contributes to early saturation and low
or negative output resistance. Nevertheless, the effect is similar to
that of SGTs when building CMOS inverters. Min et al. have fabri-
cated45 organic CMOS inverters from semiconducting nanowires
(N2200 and P3HT5PEO-blend (80520, w/w)) using SiO2 as gate
insulator. The measured output characteristics of the p-type transis-
tors follow conventional FET behaviour, but the n-type devices show
early saturation and negative output resistance (Figs. 2b and 2d, in
Ref. 44, respectively). The inverters obtained using these devices (Fig.
5d in Ref. 44) show asymmetric transfer characteristics, with much
better VOL and VIH when the n-typeOFET, with its desirable satura-
tion properties, acts as the load in the circuit. Moreover, the gain plot
of the circuit, illustrated in the inset of the same figure, is equally
asymmetric and shows a steeper slope in the switching voltage range.
We note that, had both n- and p- transistors had low saturation
voltage and high output impedance, the gain would have been sig-
nificantly higher andVOHwould have also improved. As described in
Figure 4 | Inverter power consumption and switching behavior. (a) Current consumption during a d.c. switching cycle for SGT and FET inverters
without a load. The current in the SGT circuit is controlled by the source contacts and thus lower than in the FET circuit, leading to a larger time constant
and reduced operating speed; (b) Transient current in transistor M1 (Fig. 2a). The input waveform is given for reference. Highlighted areas are
proportional to energy dissipated in one switching cycle (power-delay product – PD5VDD ? ID ? tclock). The SGT switches slower but draws considerably
less current leading to somewhat improved PD; (c) Transient node voltages for the SGT circuit in Figure 2 and driven with a square wave. Attainable
speed is in the MHz range.
www.nature.com/scientificreports
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our analysis, using SGTs in inverter circuits would lead to this
improvement.
Simulation of a mixed inverter, based on a p-type FET and an n-
type SGT of the types considered in the present work, show the same
behaviour (Figure 2g). This plot is similar to those in Figure 2e, but
withVDD5 2 V, chosen to emphasise the large gain achievable in the
SGT circuit. This mixed configuration produces similar results to
those discussed with respect to Reference 44. We have magnified
the scale on the x-axis to better illustrate the characteristics around
tripping point. The three curves show the FET, SGT and FET/SGT
circuit characteristics. Specifically, for a n-type SGT and a p-type FET,
ahead of the tripping point the curve has poor noise margin and low
gain, following the behaviour seen in the FET-only circuit; after the
tripping point, when the n-type SGT active, the curve has a sharper
knee for improved noise margin and better gain than that of the FET
circuit, approaching the SGT-only circuit characteristic.
In conclusion, we have performed numerical simulations of sim-
ple logic gates comprising source-gated transistors (SGTs) with para-
meters derived from measurements of fabricated structures. Poly-Si
complementary inverters using SGTs exhibit important increases in
noise margin (more than double at VDD5 5 V and over 20% at VDD
5 2 V), 400 times better gain (VDD 5 2 V) and improved power-
delay product than thosemade with FETs of identical geometry. This
is due to the characteristic low-voltage saturation and flat output
curves of the SGT. These findings are valid for other logic gates
and should maintain similar trends in other technologies such as
IGZO-based27 or solution-processed9,28,38 electronics. The challenge
is to ensure that the device operates in Mode II18,38, in which the
current is practically insensitive to drain field, or screen the source
barrier from the drain field using field-relief structures and thus
improving low-VD gain. The SGT’s characteristics recommend it
as an excellent analog device (low power, amplification, stability
under electrical stress, uniformity of electrical characteristics with
process variations) and an equally useful digital device (gain, noise
margin, power-delay product). Importantly, its limited current and
slower operating speed (than an identical FET), can be mitigated by
the creation of hybrid FET – SGT circuits. As the fabrication of the
two devices is only marginally different, designs incorporating both
devices and taking advantage of their respective strengths are pos-
sible in a multitude of semiconductor material systems.
Methods
Fabrication. Source-gated transistors with drains which were self-aligned to the gate
were made on glass substrates. The bottom gate metal (Cr) was patterned
lithographically on the substrate. PECVD was used to deposit 200 nm SiNx and
200 nm SiO2 to act as gate insulator. The polysilicon active layer started as 40 nm of
PECVD a-Si:H which was dehydrogenated by baking at 450uC and excimer laser
crystallised. Various implants of BF2 or P were used to give a range of doping levels.
Using the gate as a mask and back exposure through the glass to define a positive
resist, a high dose P implant was used to form drain contact regions aligned with the
gate. After polysilicon formation, silicon islands were patterned on the substrate by
dry etching. On top of the polysilicon, SiO2 120 nm thick was deposited. Source
contact windows were etched, followed by 5 keV BF2 or P implants which were used
to modify the characteristics of the source contact. Thermal annealing of these
implants was performed at 550uC. Chromium and AlTi metal layers were deposited
and defined to form a Schottky source contact and field plate assembly. Finally, the
structure was passivated using a thick layer of silicon nitiride, with openings for Cr/
AlTi/Cr contact pads.
Measurement. An in-house Labview-controlled, PC-based data acquisition system
was used for electrical measurements. Two Keithley 2400 source-measure units were
used for applying gate and drain voltage. Source current wasmeasured with aKeithley
6485 picoammeter. The setup was connected to manual micromanipulators with
25 mm tip Au probes, part of a Wentworth probe station with motorized XY, heated,
electrically isolated stage. All measurements of polysilicon devices and circuits were
performed in air at 31uC in ambient light conditions.
Simulation. Silvaco Atlas version 5.16.3.R was used to model p-type and n-type FETs
and SGTs in two-dimensional cross-section.
The polysilicon model parameters were extracted from Armstrong et al.46 and
barrier and bulk doping were adjusted to match fabricated devices. Impact ionization
was enabled but played a small role, as the supply/drain voltages were comparatively
low. For SGTs, an ohmic drain contact (n11 semiconductor) was considered and a
Schottky contact barrier was introduced, with both Schottky effect (E0.5) and aE
barrier lowering, where a 5 3 nm, typical of silicon. Identical FETs were created by
replacing the source barrier with an ohmic contact.
Mixed-mode simulation with Silvaco Atlas used the devices (SGT and FET) con-
nected in standard complementary inverter configuration. For d.c. simulations, only
one inverter was used. To illustrate transient effects, two identical inverters were
cascaded and the output of the first one was evaluated while driving the other one, as a
typical load.
The mixed-mode simulation was performed in d.c. by incrementing the input
voltage and recording the output voltage and current through the device. For SGT
circuit simulation, the characteristic was split into three regions, with the first and last
corresponding roughly to the regions where the output logic level is unambiguous.
The middle section which represents the transition of the output from one logic level
to the other was simulated separately with much smaller input voltage steps (in some
cases 0.5 mV). This was necessary as a necessity for capturing the extremely high gain
of the SGT inverter and as a consequence of convergence problems despite the use of
auto-halving of the input voltage change (trap method) in this version of the
simulator.
Due to differences in hole and electron mobilities, the width of the p-type FET
device (WP) was 3 times that of the n-type transistor (WN). For SGTs, this mobility
mismatch is irrelevant compared to the current densities across the respective source
contacts. The barrier height and source current density can be tuned by barrier
implants or choice of contact metal, in order keep the tripping voltage of the inverter
in the middle of the supply voltage range in the simulation setup we used WP5WN
and chose the barrier design barrier heights for the p and n transistors as 0.36 eV and
0.4 eV, respectively.
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